tail head cat sleep
QR code linking to this page
Main index Section 4
Go to:
Options

Manual Pages  — CHVGPIO

NAME

chvgpio – Intel Cherry View SoC GPIO controller

CONTENTS

SYNOPSIS

device gpio device chvgpio

DESCRIPTION

chvgpio supports the GPIO controller that can be found in Intel's Cherry View SoC family.

The Cherry View SoC has 5 banks of GPIO pins, NORTH, EAST, SOUTHEAST, SOUTHWEST and VIRTUAL. All but VIRTUAL are exposed to userland as /dev/gpiocN, where N is 0-3. Pins in each bank are pre-named to match names in the Intel® Atom™ Z8000 Processor Series Vol 2

SEE ALSO

gpio(3), gpio(4), gpioctl(8)

Intel® Atom™ Z8000 Processor Series Vol 1,

Intel® Atom™ Z8000 Processor Series Vol 2,

HISTORY

The chvgpio manual page first appeared in FreeBSD 12 .

AUTHORS

This driver and man page were written by Tom Jones <Mt tj@enoti.me>.
CHVGPIO (4) November 17, 2017
tail head cat sleep
QR code linking to this page
Main index Section 4
Go to:
Options

Please direct any comments about this manual page service to Ben Bullock. Privacy policy.

“ The most horrifying thing about Unix is that, no matter how many times you hit yourself over the head with it, you never quite manage to lose consciousness. It just goes on and on. ”
— Patrick Sobalvarro